This paper introduces a novel datu recovery scheme for multiple datu streams and multiple errors an MISR ( 
Introduction
Multiple input shift register (MISR) based signature analysis are commonly used in built-in selftest (BIST) [l] . This parallel data compaction technique greatly reduces the testing time and the complexity of test response analysis, and preserve a high test quality. However, the information lost during the data compaction process makes the identification of erroneous data bits a difficult and costly problem. The situation is worsening as IC chips move to deep submicron technology. Efforts have been made to use faulty signature information to identify erroneous data bits [3, 4, 5, 7, 81 in serial data compaction, using linear feedback shift registers (LFSRs) as data compactors. Proposals have also been presented for diagnosing errors and/or error causing faults in MISR-based BIST environments [6, 12, 13, 
111.
This paper presents a new data recovery scheme for MISR-based signature analysis, irrespective of the error multiplicity in multiple data streams. Some early work related to this paper, by the same authors, can be found in [lo] . This paper is organized as follows. Section 2 prepares the background material. Section 3 describes the theory behind the data recovery scheme. Section 4 introduces the proposed data recovery scheme. Section 5 presents the simulation results which validate the proposed scheme.
Background
The parallel data compaction performed by a MISR (implementing a polynomial P ( z ) in GF(2)) can be considered as two concurrent processes [14] : space compaction transforms n m-bit words into a serial stream of n + m -1 bits; while time compaction performs polynomial division on the space compacted stream by an LFSR defined by the same feedback polynomial as the MER. Figure 1 shows an example of the modeled processes and figure 2 shows an example MISR with
The serial data compaction performed by an LFSR is equivalent to polynomial division over GF(2) [9] . The LFSR itself represents the divisor polynomial, P ( z ) ; the serial input sequence * This work is partly supported by research grants from the Natural Sciences and Engineering Research P(,) = z3 + 1 2 + 1.
Council of Canada and equipment loans from the Canadian Microelectronics Corporation. represents the dividend polynomial, M ( z ) ; the serial output is the quotient polynomial, Q(z); and the final state of the LFSR is the remainder polynomial (i.e. the signature), S(z). Mathematically, this operation can be described as
The reverse of data compaction is data recovery or retrieval, i.e. computing M ( z ) by multiplying P ( z ) by Q(z), and adding S(z) (modulo-2 addition) for a given P ( z ) , Q(z) and S(z).
Theory of data recovery in parallel data compaction
Consider a data block of n x m bits, where n and m are the numbers of rows and columns of the block, respectively. Let M ( + ) be the (n + m -1)-bit sequence space-compacted by an m-bit MISR. We assume that the &(z) sequence is collected during the data compaction. By linearity, the process to construct M ( z ) from the given P ( z ) , &(z) and S(z) can be considered as 
Data recovery & error identification algorithms

Preliminaries
We propose here to employ two MISRs, one shifting to the left and one to the right, working in parallel for the signature compaction of the same data bits. Let i and j be the row and column indices of a n x m vector, respectively. Let V be the number of n x m vectors in a test (i.e. the test length), and v be the index of the test vectors, where v = 1 , 2 , . , ., V. Then, a data bit (termed as element) in a test can be uniquely identified as E:,j. Let 
The data recovery scheme
The proposed data recovery scheme contains two steps, error identification and data recovery:
(1) Error identification locates individual erroneous bits in the uncompacted data vectors. It consists of three substeps: (a) constructing the space compaction sequences, L and R, in real time using the quotient sequences, QL(z) and Q R ( z ) , as described in section 3; (b) computing the indices of the key element and the members of each space compaction column in an erroneous data vector; (c) identifying the erroneous data bits in each failing vector using one of the analytical methods described in sections 4.3 and 4.4.
( 2 ) To obtain the recovered data vectors, one first collects the circuit responses from the fault-free simulation of a circuit under test, then toggles the values of the identified error bits in step (1).
The two error identification algorithms presented in the next two subsections implement substeps (b) and (c) of step (l), they assume that the QL(z) and QR(z) sequences are readily available. The subfunctions used in the two algorithms can be found in appendix A.
Two-known-erroneous-stream algorithm
The proposed algorithm holds under the following assumptions: (a) errors are localized in at most two data streams, and (b) the erroneous data streams are known. Instead of using the original data bits, error masks of the data bits, Emask = EePTO,--fPee$EePTOneOUb, are employed for generality. The corresponding error masks for the space compaction sequences are: AL = M L @L and AR = MR$R, where ML and MR are the error-free space compaction sequences.
To identify erroneous bits in data streams, first consider V = 1. There are at most 2n erroneous bits in the n x m vector. A system of 2(n + m -1) independent equations can be derived from the 2(n + m -1) left and right space compaction columns to uniquely solve the 2n unknowns. For example, the independent equation of column R: of table 1 is R:
Secondly, when V > 1, at most m-1 elements from vector U -1 and at most m -1 elements from vector U + 1 can contribute to the space compaction columns of vector U , (see tables 1 and 2). Vector B c extract equations for overlapping elements from Solutionu-'
Algorithm IdentifyZKnown() consists of two stages, constructing a system of 2(n+m-1) boolean equations and solving the equations using Gaussian elimination. The computational complexity of the former is O ( n ) and that of the latter is O(n3) when n >> m. Therefore, the computational complexity of this algorithm is O(n3).
Example 4 Let E&, Ei,', E:,, and E;,, of tables 1 and 2 be the erroneous output bits. This will result in the following compaction subsequence error masks A i = 0100000, A& = 0000000, A i = O l l l O l O and A; = 1001000; with the two erroneous data streams c1 = 1 and c2 = 3.
From the bit values of A i we obtain the following: 
Two-unknown-erroneous-stream algorithm
This algorithm lifts assumption (b) of IdentzfyZKnown() to allow for data. recovery in two unknown data streams. The assumption of the localization of errors in two data streams remains unchanged. An added assumption is that the number of errors in a response vector is less than 2n. return solutions for each valid combination Algorithm Identzfy2Unknown() invokes function Identify2Known() a number of times to eliminate the suspect erroneous streams. In the worst case, NumVectors x , C 2 invocations are required for a data block of NumVectors vectors. Thus, the worst case complexity of this algorithm is
Note that index v in the proposed algorithms naturally represents circuit response vectors to be compacted by a MISR in a multiple scan chain based BIST environment. The conventional parallel data compaction can be considered as a special case, i.e. V = 1. However, it is desirable to "partition" a large la x m data block (e.g. n = 100,000 and m = 16) into many smaller "vectors" to avoid solving large systems of equations and to reduce the storage requirements.
Example 5 Let E&, E&, E;,, and E:,, of tables 1 and 2 be the erroneous output bits producing AA = 01110100000 and AR = 10010000000. Note, due to space constraints the solution sets in this example, denoted SE,".,, , will only contain the non-zero equations.
Initially SuspectList = {{1,2},{1,3},{1,4},{2,3},{2,4},{3,4}}. For 2) = 1 we retrieve A& = 0000000 and A i = 0100000. Testing each combination in SuspectList we obtain: { 1,2} 3 S;,; = { E;,,=l }; {1,3} + Sf,; = { E&=1 }; {1,4} =+ Si,; = { E&=1 }; {2,3} 
Simulation results
To validate the error identification algorithms and the data recovery scheme proposed in section 4, two sets of experiments were conducted.
Pseudorandomly generated response vectors
The standard benchmark circuits commonly used by academia researchers, such as ISCAS'85 [2] , are small circuits by today's standard. The goal of the this set of simulations is to exercise the data recovery scheme on circuit responses of industrial sizes. The error-free data vectors are taken from successive states of an LFSR, and the corresponding erroneous vectors are generated by toggling the values of randomly selected data bits in the error-free vectors. 
ISCAS'85 benchmark circuits
The goal of this set of simulations is to demonstrate that multiple solutions produced by the proposed algorithm, Identzfy,%?Unknown(), can be further eliminated by structural analysis and fault simulation of a circuit. The ISCAS'85 benchmark circuits were used to obtain faulty circuit responses caused by injected single stuck-at faults. The outputs of each benchmark circuit were divided into m groups, each with n outputs. Thus, the circuit response to each input vector can be considered as a response vector of n x m bits. Table 3 shows the simulation results for all collapsed single stuck-at faults in each circuit. Column 4 is the number of collapsed single stuck-at faults. Column 5 is the percent of faults that affect at most two compaction columns (i.e. to satisfy the two erroneous data stream assumption of the error identification algorithms). Column 6 is the percent of data recovery results that produce multiple solutions. Column 7 is the average number of multiple solutions produced by algorithm Identzfy,%?Unknovn(). Column 8 is the percent of multiple solutions remaining after the structural analysis and fault simulations. Column 9 is the average CPU time required per fault for data recovery and fault simulation. The results suggest that although a large percent of data recovery results are multiple solutions (68.2% -98.4%, discounting the two circuits that did not produce multiple recovered solutions), nearly all multiple solutions are resolved by structural analysis and fault simulations.
Conclusion
An analytical technique has been proposed to identify multiple errors on dual data streams and to recover the data bits lost during the signature compaction. Using the principle of data partitioning, long multiple data streams are divided into smaller segments. This allows for significant savings in computation time and storage requirements. 
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